


Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



RoHS Compliant

FAIRCHILD




## **General Description**

This N-Channel logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench® process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

#### Application

DC - DC Switching



MLP 3.3x3.3

### MOSFET Maximum Ratings TA = 25 °C unless otherwise noted

Symbol	Param	eter		Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			100	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
	Drain Current -Continuous	T <sub>C</sub> = 25 °C		22	_	
I <sub>D</sub>	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	7	Α	
	-Pulsed			30		
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	84	mJ	
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25 °C		41	W	
	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.3		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempera	ature Range		-55 to +150	°C	

#### Thermal Characteristics

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	3	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient (Note 1	a) 53	0/11

#### Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC86102Z	FDMC86102LZ	Power 33	13 "	12 mm	3000 units


1

May 2016

	FDMC86102LZ N-Char
2	N-Channel Shielded Gate PowerTrenc
	:h <sup>®</sup> MOS
	FET

	Test Conditions	Min	Тур	Max	Units
cteristics					
Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	100			V
Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		71		mV/°C
Zero Gate Voltage Drain Current	$V_{DS} = 80 V, V_{GS} = 0 V$			1	μA
Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μA
cteristics					
Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1.0	1.6	2.2	V
Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-6		mV/°C
Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 6.5 \text{ A}$		19	24	
	$V_{GS} = 4.5 \text{ V}, \ I_D = 5.5 \text{ A}$		25	35	5 mΩ
	$V_{GS} = 10 \text{ V}, \ I_D = 6.5 \text{ A}, \ T_J = 125 \text{ °C}$		31	40	
Forward Transconductance	$V_{DS} = 5 \text{ V}, \ \text{I}_{D} = 6.5 \text{ A}$		24		S
Characteristics					
			969	1290	pF
			181	240	pF
Reverse Transfer Capacitance	T = 1 MHZ		9	15	pF
				10	P
Gate Resistance			0.4	10	Ω
Gate Resistance				10	
Gate Resistance Characteristics			0.4		Ω
Gate Resistance			0.4	15	Ω
Gate Resistance <b>J Characteristics</b> Turn-On Delay Time Rise Time	$V_{DD} = 50$ V, $I_D = 6.5$ A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω		0.4 7.1 2.3	15 10	Ω ns ns
Gate Resistance <b>J Characteristics</b> Turn-On Delay Time Rise Time Turn-Off Delay Time	$V_{DD} = 50$ V, $I_D = 6.5$ A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω		0.4 7.1 2.3 19	15 10 35	Ω ns ns ns
Gate Resistance         J Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		0.4 7.1 2.3	15 10	Ω ns ns
Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		0.4 7.1 2.3 19 2.5	15 10 35 10	Ω ns ns ns ns
Gate Resistance         J Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time			0.4 7.1 2.3 19 2.5 15.3	15 10 35 10 22	Ω ns ns ns nc
Gate Resistance <b>Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		0.4 7.1 2.3 19 2.5 15.3 7.6	15 10 35 10 22	Ω ns ns ns nc nC
Gate Resistance <b>J Characteristics</b> Turn-On Delay TimeRise TimeTurn-Off Delay TimeFall TimeTotal Gate ChargeTotal Gate ChargeTotal Gate ChargeTotal Gate ChargeGate to Drain "Miller" Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		0.4 7.1 2.3 19 2.5 15.3 7.6 2.4	15 10 35 10 22	Ω ns ns ns nC nC nC
Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge         Total Gate Charge         Gate to Drain "Miller" Charge         Ince Diode Characteristics	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 50 \text{ V},$ $I_{D} = 6.5 \text{ A}$		0.4 7.1 2.3 19 2.5 15.3 7.6 2.4	15 10 35 10 22	Ω ns ns nc nC nC nC
Gate Resistance <b>J Characteristics</b> Turn-On Delay TimeRise TimeTurn-Off Delay TimeFall TimeTotal Gate ChargeTotal Gate ChargeTotal Gate ChargeTotal Gate ChargeGate to Drain "Miller" Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 50 \text{ V},$ $I_{D} = 6.5 \text{ A}$		0.4 7.1 2.3 19 2.5 15.3 7.6 2.4 2.5	15 10 35 10 22 11	Ω ns ns ns nC nC nC
Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge         Total Gate Charge         Gate to Drain "Miller" Charge         Ince Diode Characteristics	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $I_D = 50 \text{ V},$ $I_D = 6.5 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_S = 6.5 \text{ A}$ (Note 2)		0.4 7.1 2.3 19 2.5 15.3 7.6 2.4 2.5 0.80	15 10 35 10 22 11 1.3	Ω ns ns nC nC nC
	Coefficient         Zero Gate Voltage Drain Current         Gate to Source Leakage Current         cteristics         Gate to Source Threshold Voltage         Gate to Source Threshold Voltage         Temperature Coefficient         Static Drain to Source On Resistance         Forward Transconductance         Characteristics         Input Capacitance         Output Capacitance	Coefficient $I_D = 250 \ \mu A$ , referenced to 25 °CZero Gate Voltage Drain Current $V_{DS} = 80 \ V, V_{GS} = 0 \ V$ Gate to Source Leakage Current $V_{GS} = \pm 20 \ V, V_{DS} = 0 \ V$ cteristicsGate to Source Threshold VoltageGate to Source Threshold Voltage $I_D = 250 \ \mu A$ , referenced to 25 °CGate to Source Threshold Voltage $I_D = 250 \ \mu A$ , referenced to 25 °CGate to Source Threshold Voltage $I_D = 250 \ \mu A$ , referenced to 25 °CStatic Drain to Source On Resistance $V_{GS} = 10 \ V, \ I_D = 6.5 \ A$ VGS = 10 V, I_D = 6.5 \ A $V_{GS} = 10 \ V, \ I_D = 6.5 \ A$ Forward Transconductance $V_{DS} = 5 \ V, \ I_D = 6.5 \ A$ Input Capacitance $V_{DS} = 50 \ V, \ V_{GS} = 0 \ V, \ f = 1 \ MHz$	CoefficientID $250 \ \mu\text{A}$ , referenced to $25 \ \text{C}$ Zero Gate Voltage Drain Current $V_{DS} = 80 \ \text{V}, V_{GS} = 0 \ \text{V}$ Gate to Source Leakage Current $V_{GS} = \pm 20 \ \text{V}, \ \text{V}_{DS} = 0 \ \text{V}$ cteristicsGate to Source Threshold Voltage $V_{GS} = V_{DS}, \ I_D = 250 \ \mu\text{A}$ Gate to Source Threshold Voltage $I_D = 250 \ \mu\text{A}, \ referenced to 25 \ ^{\circ}\text{C}Gate to Source Threshold VoltageI_D = 250 \ \mu\text{A}, \ referenced to 25 \ ^{\circ}\text{C}Gate to Source Threshold VoltageI_D = 250 \ \mu\text{A}, \ referenced to 25 \ ^{\circ}\text{C}Static Drain to Source On ResistanceV_{GS} = 10 \ \text{V}, \ I_D = 6.5 \ \text{A}V_{GS} = 10 \ \text{V}, \ I_D = 6.5 \ \text{A}, \ T_J = 125 \ ^{\circ}\text{C}Forward TransconductanceV_{DS} = 5 \ \text{V}, \ I_D = 6.5 \ \text{A}CharacteristicsInput CapacitanceOutput CapacitanceV_{DS} = 50 \ \text{V}, \ V_{GS} = 0 \ \text{V}, \ f = 1 \ \text{MHz}$	CoefficientID250 µA, referenced to 25 °C71Zero Gate Voltage Drain Current $V_{DS} = 80 V, V_{GS} = 0 V$ Gate to Source Leakage Current $V_{GS} = \pm 20 V, V_{DS} = 0 V$ cteristicsGate to Source Threshold Voltage $V_{GS} = V_{DS}, I_D = 250 \mu A$ 1.0Gate to Source Threshold Voltage $I_D = 250 \mu A$ , referenced to 25 °C-6Gate to Source Threshold Voltage $I_D = 250 \mu A$ , referenced to 25 °C-6Temperature Coefficient $V_{GS} = 10 V, I_D = 6.5 A$ 19Static Drain to Source On Resistance $V_{GS} = 4.5 V, I_D = 5.5 A$ 25 $V_{GS} = 10 V, I_D = 6.5 A, T_J = 125 °C$ 31Forward Transconductance $V_{DS} = 5 V, I_D = 6.5 A$ 24CharacteristicsInput Capacitance $V_{DS} = 50 V, V_{GS} = 0 V, f_S = 0 V, f_S = 10 Hz$ 969Output Capacitance $V_{DS} = 50 V, V_{GS} = 0 V, f_S = 10 Hz$ 181	CoefficientID $250 \ \mu$ A, referenced to $25 \ C$ 71Zero Gate Voltage Drain Current $V_{DS} = 80 \ V, V_{GS} = 0 \ V$ 1Gate to Source Leakage Current $V_{GS} = \pm 20 \ V, V_{DS} = 0 \ V$ $\pm 10$ cteristicsGate to Source Threshold Voltage $V_{GS} = V_{DS}, \ I_D = 250 \ \mu$ A1.01.62.2Gate to Source Threshold Voltage $I_D = 250 \ \mu$ A, referenced to $25 \ ^{\circ}$ C-6-6Gate to Source Threshold Voltage $I_D = 250 \ \mu$ A, referenced to $25 \ ^{\circ}$ C-6-6Static Drain to Source On Resistance $V_{GS} = 10 \ V, \ I_D = 6.5 \ A$ 1924V_{GS} = 10 \ V, \ I_D = 6.5 \ A2535-6V_{GS} = 10 \ V, \ I_D = 6.5 \ A24-24-6CharacteristicsInput Capacitance $V_{DS} = 50 \ V, \ V_{GS} = 0 \ V, \ I_B = 6.5 \ A$ 24Input Capacitance $V_{DS} = 50 \ V, \ V_{GS} = 0 \ V, \ I_B = 1 \ MHz$ 9691290





3. Starting  $T_J$  = 25 °C; N-ch: L = 1 mH,  $I_{AS}$  = 13 A,  $V_{DD}$  = 90 V,  $V_{GS}$  = 10 V.

4. The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.




V<sub>GS</sub> = 10 V

25

8


10


30




1.2


1.0





5





# RECOMMENDED LAND PATTERN

NOTES:

- A. DOES NOT CONFORM TO JEDEC REGISTRATION MO-229
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP08Srev3.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC